What is the purpose of “Generate Timings (DELAYS) for the FLU” in Silicon Mobility menu?
The Timing generation is meant to compute the delay to apply, within a data rate model, to each block requiring an external resource.
The resources can be DPRAM access, using the ram_controller or peripheral access, using the Sequencer.
This delay is counted in Flu clock cycles and is relative to the start of the algorithm, triggered by the StartPulse signal.
Those delays have no impact on the simulation as they use pipelines (clock rate delays, invisible during data rate simulation).
Related Posts
Event November 6, 2024
Join us at ELECTRONICA 2024
Discover the Adaptive Control Solution at B6-400 with Intel Automotive The ACU T222 and ACU U310 chips, combined with...
Blog October 21, 2024
ISO 9001-2015 Certification
Certified ISO 9001:2015 We are thrilled to announce that Silicon Mobility has, once again, renewed its ISO 9001:2015 certification...
Event September 12, 2024
Join us for a live webinar on Sep 19th, 2024
Join us for a live webinar Sep 19th, 2024, 11:45 am EDT (17.45 pm UTC) Topics of the webinar:...
